Logic Design Engineer/ Verification Engineer for VLSI Department
Logic Design Engineer/ Verification Engineer for VLSI Department Education: BSc in HW engineering or Electronics engineering Experience: 0-5 years of experience in Advanced ASIC RTL Design (not verification component) Advantages: Knowledge in: Verilog & simulation, perl & TCL scripts, Linux Experience in processor design or memory subsystem design Experience in low power technics in RTL level